

# 128-Channel Serial to Parallel Converter with Push-Pull Outputs

## Features

- ❑ Processed with HVCMOS technology
- ❑ 128 Channels
- ❑ 4 Separate shift registers
- ❑ 5V CMOS logic
- ❑ Output voltages up to 80V
- ❑  $\pm 30\text{mA}$  output current capability
- ❑ Low power level shifting
- ❑ 40MHz data shifting
- ❑ Latched data outputs
- ❑ Forward and reverse shifting option via DIR pin
- ❑ Output diode to ground and  $V_{PP}$  for efficient power recovery
- ❑ Outputs can be hot switched


## General Description

The Supertex HV583 is a 128-channel low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a display driver. It can also be used in any application requiring multiple output, high voltage current sourcing and sinking capability such as plasma displays and inkjet printers. The device has 4 parallel 32-bit shift registers, permitting data rates 4X the speed of one. The data are shifted in during the low to high clock transition. There are also 128 latches and control logic to shift clockwise or counterclockwise. High at RST input pin clears contents of both: the shift register and the latch. The outputs can be in a high impedance state via the output enable logic pin.

## Applications

- ❑ Plasma Displays
- ❑ Inkjet Printers

## Typical Application



## Ordering Information

Device	Recommended Operating $V_{PP}$ Max	Package Options
		Die
HV583	80V	HV583X

## Absolute Maximum Ratings\*

$V_{PP}$ , High voltage supply	-0.5V to +90V
$V_{DD}$ , Logic supply voltage	-0.5V to +7.0V
$I_{OUT}$ , Output source and sink current	-65mA to +40mA
$I_{DIODE}$ , Output body diode current	-65mA to +65mA
Logic input voltages	-0.5V to $V_{DD}+0.5V$
$T_j$ , Junction temperature	-25°C to +150°C
Storage temperature	-40°C to +150°C

\*All voltages are referenced to device ground. Absolute maximum ratings are those values which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

## Notes:

Power-up sequence should be the following:

1. Connect ground.
2. Apply  $V_{DD}$ .
3. Set all inputs (Data, CLK, etc.) to a known state.
4. Apply  $V_{PP}$ .

Power-down sequence should be the reverse of the above.

## Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$V_{PP}$	High voltage supply	15		80	V	Clload = 300pF
$V_{DD}$	Low voltage supply	4.5	5.0	5.5	V	
$I_{OUT}$	HVout peak output current	-30		30	mA	
SR	$V_{PP}$ power supply slew rate			8.0	V/ $\mu$ s	
$f_{CLK}$	Clock frequency			40	MHz	Data read
				25	MHz	Cascade connection
$T_j$	Operating junction temperature	-25		+125	°C	

## Electrical Characteristics

DC Characteristics ( $T_j = 25^\circ\text{C}$ ,  $V_{DD} = 5V$ ,  $V_{PP} = 80V$ )

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$I_{PPQ}$	$V_{PP}$ quiescent supply current			10	$\mu$ A	
$I_{DDQ}$	$V_{DD}$ quiescent supply current			10	$\mu$ A	
$HV_{OH}$	High level output voltage	73	76		V	$I_{OUT} = 30\text{mA}$ , $V_{PP} = 80V$
		10				$I_{OUT} = 10\text{mA}$ , $V_{PP} = 20V$
$HV_{OHD}$	Output p-channel body diode			81.5	V	$I_{OUT} = -30\text{mA}$ , $V_{PP} = 80V$
$HV_{OL}$	Low level output voltage		3.0	6.0	V	$I_{OUT} = -30\text{mA}$
$HV_{OLD}$	Output n-channel body diode	-1.5			V	$I_{OUT} = +30\text{mA}$
$V_{IH}$	Logic input high voltage	2.0		$V_{DD}$	V	$V_{DD} = 4.5V$ to $5.5V$
$V_{IL}$	Logic input low voltage	0		0.8	V	$V_{DD} = 4.5V$ to $5.5V$
$I_{IH}$	Logic input high current			1.0	$\mu$ A	$V_{IH} = 5.3V$ , $V_{DD} = 5.0V$
		10	30	50	$\mu$ A	$V_{IH} = 5.0V$ , For DIR only
$I_{IL}$	Logic input low current	-1.0			$\mu$ A	$V_{IL} = -0.3V$
$V_{OH}$	Logic output high	4.5V			V	$I_{OUT} = 1.0\text{mA}$
$V_{OL}$	Logic output low			0.5V	V	$I_{OUT} = -1.0\text{mA}$

**AC Electrical Characteristics** ( $T_j = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{V}$ ,  $V_{PP} = 80\text{V}$ )

Symbol	Parameter	Min	Typ	Max	Units	Conditions
twCLK	Clock pulse width, high and low	10			ns	$V_{DD} = 4.5\text{V to } 5.5\text{V}$ $T_j = -25^\circ\text{C to } 125^\circ\text{C}$
twLE	LE pulse width, high and low	10			ns	
tsu1	Setup time, DXAs, DXBs to CLK	5			ns	
tsu2	Setup time, CLK to LE	10			ns	
tsu3	Setup time, LE to $\overline{\text{OL}}$ , $\overline{\text{OH}}$	25			ns	
th1	Hold time, CLK to DXAs, DXBs	5			ns	
th2	Hold time, LE to CLK	10			ns	
tpdHL	CLK to DXAs, DXBs			25	ns	C=15pF
tpdLH	CLK to DXAs, DXBs			25	ns	C=15pF
tpHL	LE, $\overline{\text{OH}}$ , $\overline{\text{OL}}$ to $\text{HV}_{\text{OUT}}$			150	ns	C=50pF
tpLH	LE, $\overline{\text{OH}}$ , $\overline{\text{OL}}$ to $\text{HV}_{\text{OUT}}$	Typ -20	tpHL+tf	Typ +40	ns	C=80pF
tpHZL	OE to $\text{HV}_{\text{OUT}}$			150	ns	C=50pF
tpLZH	OE to $\text{HV}_{\text{OUT}}$	Typ -20	tpHL+tf	Typ +40	ns	C=80pF
tpHZ	OE to $\text{HV}_{\text{OUT}}$			300	ns	RI=10K, C=50pF
tpLZ	OE to $\text{HV}_{\text{OUT}}$			300	ns	RI=10K, C=50pF
tr	$\text{HV}_{\text{OUT}}$			120	ns	C=50pF
tf	$\text{HV}_{\text{OUT}}$			120	ns	C=50pF

**Shift Register Truth Table**

DIR	CLK	State of Shift Register	Shift Direction
L or open	L to H	Shift	$D_{XB}$ to $D_{XA}$
L or open	H to L	Hold	$D_{XB}$ to $D_{XA}$
H	L to H	Shift	$D_{XA}$ to $D_{XB}$
H	H to L	Hold	$D_{XA}$ to $D_{XB}$

**Latch Truth Table**

LE	Output State of Latch
L to H	Latch execution
H to L	Hold

**$\text{HV}_{\text{OUT}}$  Truth Table**

OE	$\overline{\text{OL}}$	$\overline{\text{OH}}$	DXA/DXB	$\text{HV}_{\text{OUT}}$
L	X	X	X	Z
H	L	X	X	L
H	H	L	X	H
H	H	H	L	L
H	H	H	H	H


H = Level High

L = Level Low


X = Don't care. Can be High or Low

Z = High impedance. Open circuit.

# Block Diagram




Timing Diagram



### Pad Description

V <sub>PP</sub>	High voltage supply for outputs.
V <sub>DD</sub>	Low voltage logic supply
D1A to D4A	Right data input/output. Input when Dir = H, Output when Dir = L.
D1B to D4B	Left data input/output. Input when Dir = L, Output when Dir = H.
Dir	Dir = L or open, D <sub>XB</sub> to D <sub>XA</sub> shift. Dir = H, D <sub>XA</sub> to D <sub>XB</sub> shift.
CLK	Clock input. Data shifted from low to high transition.
RST	Resets latches.
LE	Latch enable. Data latches during rising edge LE.
OE	Output enable. HV <sub>OUT</sub> high impedance control.
$\overline{OL}$	Output low bar. All HV <sub>OUT</sub> = low when this pin is low.
$\overline{OH}$	OH bar input. All HV <sub>OUT</sub> = high when this pin is low.
DGND	Digital logic ground.
PGND	HV <sub>OUT</sub> output ground.
HV <sub>OUT</sub> 0 to HV <sub>OUT</sub> 127	High voltage outputs.

### Pad Location



## Pad Coordinates

Pad #	Name	X	Y	Pad #	Name	X	Y	Pad #	Name	X	Y
1	V <sub>DD</sub>	0	0	61	HV <sub>OUT</sub> _72	0	6720	121	HV <sub>OUT</sub> _22	2064.2	3090
2	PGND	0	150	62	HV <sub>OUT</sub> _71	0	6830	122	HV <sub>OUT</sub> _21	2064.2	2980
3	PGND	0	260	63	HV <sub>OUT</sub> _70	0	6940	123	HV <sub>OUT</sub> _20	2064.2	2870
4	V <sub>PP</sub>	0	410	64	HV <sub>OUT</sub> _69	0	7050	124	HV <sub>OUT</sub> _19	2064.2	2760
5	V <sub>PP</sub>	0	520	65	HV <sub>OUT</sub> _68	0	7160	125	HV <sub>OUT</sub> _18	2064.2	2650
6	HV <sub>OUT</sub> _127	0	670	66	HV <sub>OUT</sub> _67	0	7270	126	HV <sub>OUT</sub> _17	2064.2	2540
7	HV <sub>OUT</sub> _126	0	780	67	HV <sub>OUT</sub> _66	0	7380	127	HV <sub>OUT</sub> _16	2064.2	2430
8	HV <sub>OUT</sub> _125	0	890	68	HV <sub>OUT</sub> _65	0	7490	128	HV <sub>OUT</sub> _15	2064.2	2320
9	HV <sub>OUT</sub> _124	0	1000	69	HV <sub>OUT</sub> _64	0	7600	129	HV <sub>OUT</sub> _14	2064.2	2210
10	HV <sub>OUT</sub> _123	0	1110	70	V <sub>PP</sub>	263.1	7963.5	130	HV <sub>OUT</sub> _13	2064.2	2100
11	HV <sub>OUT</sub> _122	0	1220	71	V <sub>PP</sub>	373.1	7963.5	131	HV <sub>OUT</sub> _12	2064.2	1990
12	HV <sub>OUT</sub> _121	0	1330	72	PGND	607.1	7802.5	132	HV <sub>OUT</sub> _11	2064.2	1880
13	HV <sub>OUT</sub> _120	0	1440	73	PGND	717.1	7802.5	133	HV <sub>OUT</sub> _10	2064.2	1770
14	HV <sub>OUT</sub> _119	0	1550	74	V <sub>PP</sub>	977.1	7963.5	134	HV <sub>OUT</sub> _9	2064.2	1660
15	HV <sub>OUT</sub> _118	0	1660	75	V <sub>PP</sub>	1087.1	7963.5	135	HV <sub>OUT</sub> _8	2064.2	1550
16	HV <sub>OUT</sub> _117	0	1770	76	PGND	1347.1	7802.5	136	HV <sub>OUT</sub> _7	2064.2	1440
17	HV <sub>OUT</sub> _116	0	1880	77	PGND	1457.1	7802.5	137	HV <sub>OUT</sub> _6	2064.2	1330
18	HV <sub>OUT</sub> _115	0	1990	78	V <sub>PP</sub>	1691.1	7963.5	138	HV <sub>OUT</sub> _5	2064.2	1220
19	HV <sub>OUT</sub> _114	0	2100	79	V <sub>PP</sub>	1801.1	7963.5	139	HV <sub>OUT</sub> _4	2064.2	1110
20	HV <sub>OUT</sub> _113	0	2210	80	HV <sub>OUT</sub> _63	2064.2	7600	140	HV <sub>OUT</sub> _3	2064.2	1000
21	HV <sub>OUT</sub> _112	0	2320	81	HV <sub>OUT</sub> _62	2064.2	7490	141	HV <sub>OUT</sub> _2	2064.2	890
22	HV <sub>OUT</sub> _111	0	2430	82	HV <sub>OUT</sub> _61	2064.2	7380	142	HV <sub>OUT</sub> _1	2064.2	780
23	HV <sub>OUT</sub> _110	0	2540	83	HV <sub>OUT</sub> _60	2064.2	7270	143	HV <sub>OUT</sub> _0	2064.2	670
24	HV <sub>OUT</sub> _109	0	2650	84	HV <sub>OUT</sub> _59	2064.2	7160	144	V <sub>PP</sub>	2064.2	520
25	HV <sub>OUT</sub> _108	0	2760	85	HV <sub>OUT</sub> _58	2064.2	7050	145	V <sub>PP</sub>	2064.2	410
26	HV <sub>OUT</sub> _107	0	2870	86	HV <sub>OUT</sub> _57	2064.2	6940	146	PGND	2064.2	260
27	HV <sub>OUT</sub> _106	0	2980	87	HV <sub>OUT</sub> _56	2064.2	6830	147	PGND	2064.2	150
28	HV <sub>OUT</sub> _105	0	3090	88	HV <sub>OUT</sub> _55	2064.2	6720	148	DGND	2064.2	0
29	HV <sub>OUT</sub> _104	0	3200	89	HV <sub>OUT</sub> _54	2064.2	6610	149	D <sub>1B</sub>	1940.2	-210.1
30	HV <sub>OUT</sub> _103	0	3310	90	HV <sub>OUT</sub> _53	2064.2	6500	150	D <sub>2B</sub>	1825.5	-210.1
31	HV <sub>OUT</sub> _102	0	3420	91	HV <sub>OUT</sub> _52	2064.2	6390	151	D <sub>3B</sub>	1710.8	-210.1
32	HV <sub>OUT</sub> _101	0	3530	92	HV <sub>OUT</sub> _51	2064.2	6280	152	D <sub>4B</sub>	1596.1	-210.1
33	HV <sub>OUT</sub> _100	0	3640	93	HV <sub>OUT</sub> _50	2064.2	6170	153	CLK	1481.5	-210.1
34	HV <sub>OUT</sub> _99	0	3750	94	HV <sub>OUT</sub> _49	2064.2	6060	154	LE	1366.8	-210.1
35	HV <sub>OUT</sub> _98	0	3860	95	HV <sub>OUT</sub> _48	2064.2	5950	155	RST	1252.1	-210.1
36	HV <sub>OUT</sub> _97	0	3970	96	HV <sub>OUT</sub> _47	2064.2	5840	156	DGND	1142.1	-210.1
37	HV <sub>OUT</sub> _96	0	4080	97	HV <sub>OUT</sub> _46	2064.2	5730	157	DIR	1032.1	-210.1
38	HV <sub>OUT</sub> _95	0	4190	98	HV <sub>OUT</sub> _45	2064.2	5620	158	V <sub>DD</sub>	922.1	-210.1
39	HV <sub>OUT</sub> _94	0	4300	99	HV <sub>OUT</sub> _44	2064.2	5510	159	OE	812.1	-210.1
40	HV <sub>OUT</sub> _93	0	4410	100	HV <sub>OUT</sub> _43	2064.2	5400	160	OH	697.4	-210.1
41	HV <sub>OUT</sub> _92	0	4520	101	HV <sub>OUT</sub> _42	2064.2	5290	161	OL	582.7	-210.1
42	HV <sub>OUT</sub> _91	0	4630	102	HV <sub>OUT</sub> _41	2064.2	5180	162	D <sub>4A</sub>	468	-210.1
43	HV <sub>OUT</sub> _90	0	4740	103	HV <sub>OUT</sub> _40	2064.2	5070	163	D <sub>3A</sub>	355.3	-210.1
44	HV <sub>OUT</sub> _89	0	4850	104	HV <sub>OUT</sub> _39	2064.2	4960	164	D <sub>2A</sub>	238.6	-210.1
45	HV <sub>OUT</sub> _88	0	4960	105	HV <sub>OUT</sub> _38	2064.2	4850	165	D <sub>1A</sub>	123.9	-210.1
46	HV <sub>OUT</sub> _87	0	5070	106	HV <sub>OUT</sub> _37	2064.2	4740				
47	HV <sub>OUT</sub> _86	0	5180	107	HV <sub>OUT</sub> _36	2064.2	4630				
48	HV <sub>OUT</sub> _85	0	5290	108	HV <sub>OUT</sub> _35	2064.2	4520				
49	HV <sub>OUT</sub> _84	0	5400	109	HV <sub>OUT</sub> _34	2064.2	4410				
50	HV <sub>OUT</sub> _83	0	5510	110	HV <sub>OUT</sub> _33	2064.2	4300				
51	HV <sub>OUT</sub> _82	0	5620	111	HV <sub>OUT</sub> _32	2064.2	4190				
52	HV <sub>OUT</sub> _81	0	5730	112	HV <sub>OUT</sub> _31	2064.2	4080				
53	HV <sub>OUT</sub> _80	0	5840	113	HV <sub>OUT</sub> _30	2064.2	3970				
54	HV <sub>OUT</sub> _79	0	5950	114	HV <sub>OUT</sub> _29	2064.2	3860				
55	HV <sub>OUT</sub> _78	0	6060	115	HV <sub>OUT</sub> _28	2064.2	3750				
56	HV <sub>OUT</sub> _77	0	6170	116	HV <sub>OUT</sub> _27	2064.2	3640				
57	HV <sub>OUT</sub> _76	0	6280	117	HV <sub>OUT</sub> _26	2064.2	3530				
58	HV <sub>OUT</sub> _75	0	6390	118	HV <sub>OUT</sub> _25	2064.2	3420				
59	HV <sub>OUT</sub> _74	0	6500	119	HV <sub>OUT</sub> _24	2064.2	3310				
60	HV <sub>OUT</sub> _73	0	6610	120	HV <sub>OUT</sub> _23	2064.2	3200				

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.

©2006 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

**Supertex inc.**

1235 Bordeaux Drive, Sunnyvale, CA 94089  
TEL: (408) 222-8888 / FAX: (408) 222-4895

[www.supertex.com](http://www.supertex.com)